

DTIC
ELECTRA
MAR 1988
C D

AD-A246 990



RESEARCH TRIANGLE INSTITUTE

Annual Report: N00014-88-C-0433

**Passivation and Gating of GaAs and Si Surfaces Using
Pseudomorphic Structures**

S.V. Hattangady, M.J. Mantini, R.A. Rudder, G.G. Fountain,
and R.J. Markunas, PI*

Research Triangle Institute, Research Triangle Park, NC 27709-2194

92-05235



* present address: Dept. of Materials Science & Engineering
North Carolina State University, Raleigh, N.C.

REPORT DOCUMENTATION PAGE

1a. REPORT SECURITY CLASSIFICATION Unclassified			1b. RESTRICTIVE MARKINGS		
2a. SECURITY CLASSIFICATION AUTHORITY			3. DISTRIBUTION/AVAILABILITY OF REPORT Approved for public release, distribution unlimited.		
2b. DECLASSIFICATION/DOWNGRADING SCHEDULE			4. PERFORMING ORGANIZATION REPORT NUMBER(S)		
5. MONITORING ORGANIZATION REPORT NUMBER(S) N/A			6a. NAME OF PERFORMING ORGANIZATION Research Triangle Institute		
6b. OFFICE SYMBOL (If applicable)			7a. NAME OF MONITORING ORGANIZATION Office of Naval Research		
6c. ADDRESS (City, State, and ZIP Code) Post Office Box 12194 Research Triangle Park, NC 27709			7b. ADDRESS (City, State, and ZIP Code) 800 N. Quincy Street Alexandria, VA 22217		
8a. NAME OF FUNDING/SPONSORING ORGANIZATION Office of Naval Research			8b. OFFICE SYMBOL (If applicable)		
9. PROCUREMENT INSTRUMENT IDENTIFICATION NUMBER N00014-88-C-0433			8c. ADDRESS (City, State, and ZIP Code) 800 N. Quincy Street Alexandria, VA 22217		
10. SOURCE OF FUNDING NUMBERS			11. TITLE (Include Security Classification) Passivation and Gating of GaAs and Si Surfaces Using Pseudomorphic Structures (Unclassified)		
PROGRAM ELEMENT NO.			PROJECT NO.		
TASK NO.			WORK UNIT ACCESSION NO.		
12. PERSONAL AUTHOR(S) S.V. Hattangady, M.J. Mantini, R.A. Rudder, G.G. Fountain, R.J. Markunas, PI					
13a. TYPE OF REPORT Annual (Final)		13b. TIME COVERED FROM 7/1/90 TO 6/30/91		14. DATE OF REPORT (Year, Month, Day) 2/19/92	
15. PAGE COUNT 45					
16. SUPPLEMENTARY NOTATION					
17. COSATI CODES			18. SUBJECT TERMS (Continue on reverse if necessary and identify by block number)		
FIELD	GROUP	SUB-GROUP			
19. ABSTRACT (Continue on reverse if necessary and identify by block number)					
<p>This program explores MISFET structures in material systems with no suitable native oxide. This has included GaAs, and in this latest period Ge. A novel structure has been developed utilizing a thin ($<15 \text{ \AA}$) epitaxial layer of Si to control the chemical interface formed by deposition of SiO_2. Detailed characterization of the interfacial chemistry is presented along with p-channel MISFET results. A room temperature, p-channel transconductance of 52 mS/mm was measured at a gate length of $2 \text{ }\mu\text{m}$; along with a peak effective hole mobility of $430 \text{ cm}^2\text{V}^{-1}\text{sec}^{-1}$.</p>					
20. DISTRIBUTION/AVAILABILITY OF ABSTRACT <input type="checkbox"/> UNCLASSIFIED/UNLIMITED <input checked="" type="checkbox"/> SAME AS RPT. <input type="checkbox"/> DTIC USERS			21. ABSTRACT SECURITY CLASSIFICATION Unclassified		
22a. NAME OF RESPONSIBLE INDIVIDUAL			22b. TELEPHONE (Include Area Code)		22c. OFFICE SYMBOL



Accession For	
NTIS	<input checked="" type="checkbox"/>
DTIC TAB	<input type="checkbox"/>
Unannounced	<input type="checkbox"/>
Justification	
By	
Distribution	
Availability Codes	
Avail and/or	
Special	
A-1	

Annual Report: N00014-88-C-0433

**Passivation and Gating of GaAs and Si Surfaces Using
Pseudomorphic Structures**

***S.V. Hattangady*, M.J. Mantini, R.A. Rudder, G.G. Fountain,
and R.J. Markunas, PI***

Research Triangle Institute, Research Triangle Park, NC 27709-2194

* present address: Dept. of Materials Science & Engineering
North Carolina State University, Raleigh, N.C.

TABLE OF CONTENTS

SUMMARY	v
I. INTRODUCTION	1
II. EXPERIMENTAL	5
III. RESULTS and DISCUSSIONS	7
A. Surface Analysis.....	7
(i) Ge Surface Coverage	7
(ii) Subcutaneous Oxidation And Its Effect On Si Interlayer Thickness	7
(iii) Preclusion of Oxidation of Ge Surface.....	20
(iv) SiO ₂ /Si Interface Formation	21
B. Electrical Characterization	23
IV. CONCLUSIONS	26
ACKNOWLEDGEMENTS	27
REFERENCES	30
FIGURES	35

SUMMARY

Recent studies [Hattangady *et al*, Appl. Phys. Lett. **57**(6), 581 (1990)] have shown greatly reduced interface state densities ($5 \times 10^{10} \text{ cm}^{-2} \text{ eV}^{-1}$) in Ge-based, metal-insulator-semiconductor structures with the use of an ultrathin, pseudomorphic Si interlayer between the gate dielectric, SiO_2 , and the Ge semiconductor substrate. The Si and the SiO_2 layers are deposited *in situ* and sequentially at low temperature (300°C) in a remote plasma-enhanced chemical vapor deposition system. This report presents an analysis of the Si-Ge heterostructure before and after the SiO_2 deposition. Low energy He ion scattering spectroscopy shows that the silicon layer (28 Å) provides complete coverage of the Ge surface prior to the deposition of the SiO_2 film. The existence of the silicon interlayer *after* the remote-plasma enhanced deposition of 150 Å of the SiO_2 film is established by x-ray photoelectron spectroscopy (XPS). Throughout a cumulative series of thin (~ 10 Å) oxide depositions, XPS showed no evidence of Ge oxidation states other than Ge^{0+} (elemental Ge) at the interface. Quantitative XPS has been used to evaluate the extent of *subcutaneous oxidation* which could determine the amount of Si remaining at the interface and thereby influence the electrical properties of the semiconductor-oxide interface. For the conditions studied, it is observed that oxidation consumes only 4 Å of the initial 28 Å of silicon. Furthermore, this is apparently due to the plasma oxidation of the silicon at the *initiation* of the remote oxygen plasma discharge. Subcutaneous oxidation is limited thereafter by the oxide film that forms a barrier to oxygen diffusion. In addition, the XPS analysis reveals several important characteristics of SiO_2 -Si interface formation with these plasma-deposited SiO_2 dielectric films. Inversion mode, *p*-channel Ge field-effect-transistors fabricated with this

composite SiO₂-Si gate dielectric structure show a maximum room temperature transconductance of 52 mS mm⁻¹ at a gate length of 2 μm and a peak effective channel hole mobility of 430 cm² V⁻¹ s⁻¹. These devices exhibit negligible charge-induced threshold shifts.

I. INTRODUCTION

A novel insulator structure involving the use of an ultrathin, pseudomorphic Si interlayer between the semiconductor and the gate dielectric, SiO_2 , was proposed recently for Ge metal-insulator-semiconductor (MIS) structures¹⁻⁴. The primary motivation to explore the utility of such a structure was derived simply from (a) the observation that Si forms an excellent electrical interface with SiO_2 , (b) the expectation that it may form a suitable barrier to preclude the oxidation of the underlying Ge and therefore the formation of the leaky and trap-filled Ge oxides, and (c) a prediction that the resultant epitaxial hetero-barrier might significantly enhance field-effect transistor (FET) performance, particularly the *p*-channel mobility/transconductance. A schematic illustrating the structure is shown in Figure 1. Such a structure exhibited significant advances over past accomplishments in terms of achieving an excellent electrical interface between SiO_2 and Ge. Capacitors formed with such a structure on both *n*- and *p*-Ge have shown¹ mid-gap interface state densities of $5 \times 10^{10} \text{ cm}^{-2} \text{ eV}^{-1}$ and no hysteresis. This represents an approach to interface engineering wherein two materials with desirable properties (SiO_2 , Ge) were brought together in a complex structure involving the use of a thin interlayer, in this case Si, to form a suitable *chemical* and electrical interface that would not have been realized otherwise. More importantly, such a concept has significant implications in the development of metal-insulator-semiconductor systems in a broad class of materials, especially those whose native oxides are unstable and detrimental to the formation of a good electrical interface. Several groups have achieved appreciable success in extending such a technology to materials systems based on GaAs⁵⁻⁸, InGaAs⁹⁻¹⁰, and InP¹¹. Of

particular interest is the $\text{Ge}_x\text{Si}_{1-x}$ materials system where appreciable success¹²⁻¹⁴ has been demonstrated in applying such a concept to gate formation on $\text{Ge}_x\text{Si}_{1-x}/\text{Si}$ heterostructures.

The key elements of this technology¹ are: (a) substrate surface cleaning for the removal of the detrimental native oxides, (b) deposition of an ultrathin, epitaxial Si interlayer on the clean semiconductor surface, and (c) deposition of the SiO_2 gate dielectric on the Si layer. We have demonstrated success in the application of this technology to MIS systems based on both Ge ¹⁻⁴ and GaAs ⁵⁻⁶ by performing all of the above steps *in situ* and sequentially at low temperature (300°C) in a single-chamber *remote* plasma-enhanced chemical vapor deposition (RPECVD) system.

A crucial issue is to determine the role of the Si interlayer in the formation of the semiconductor-oxide interface. It is clear that the Si interlayer should possess an optimum thickness for suitable device operation, must completely cover the Ge surface, and must successfully preclude the oxidation of the underlying Ge during deposition of the SiO_2 overlayer (about 150 Å). The first issue, viz. the optimum thickness of the Si interlayer, is governed by two main constraints: the layer should be single-crystalline and defect free, and, for field-effect-transistor (FET) applications, it must be sufficiently thin so that interfacial strain can be controlled for band-gap engineering (e.g. type II heterostructures for n-channel confinement¹⁵). These issues are influenced significantly by the technology (particularly, the substrate temperature) involved in the Si and the SiO_2 depositions. The issue of *subcutaneous oxidation*^{16,17} during SiO_2 deposition has direct bearing on the success of this technology. The subcutaneous

process¹⁷, involving a consumption of the silicon due to oxidation, determines the amount of silicon at the interface and, therefore, the electrical properties¹⁶ of the semiconductor-oxide interface. In fact, spectroscopic ellipsometric studies on similar insulator structures formed on GaAs showed little or no silicon remaining at the surface^{7,18}.

Two fundamental questions thus seem pertinent to the processing at hand: (1) What thickness of elemental silicon (if any) exists in its elemental form at the interface after the deposition of about 150 Å of the SiO₂ dielectric? (2) Is the underlying semiconductor (Ge) still unoxidized?

In the present study, we have used surface chemical analyses to address the above issues as they pertain to the formation of the structure on Ge by sequential processing in a single-chamber RPECVD system. Quantitative x-ray photoelectron spectroscopy (XPS) has been used to establish the degree of subcutaneous oxidation, the amount of unconsumed Si remaining at the interface, and the deposition rate at the initial stages of the oxide film growth.

Finally, we discuss some electrical results on MIS capacitors and field-effect-transistors (MISFETs) fabricated in Ge using this gate dielectric technology.

II. EXPERIMENTAL

The RPECVD reactor used for the fabrication of this structure is described elsewhere^{19,20}. Following wet-chemical cleaning procedures^{3,21}, the Ge wafer was loaded immediately in the load-lock chamber and subsequently transferred to the main chamber of the RPECVD reactor. The *in situ* cleaning, the Si interlayer deposition, and the SiO₂ gate dielectric deposition were all performed at 300°C and sequentially in the same remote-plasma reactor. The *in situ* cleaning of the substrate surface was performed using hydrogen that was activated downstream from a remote Ar discharge^{20,21}. The *in situ* cleaning treatment has been shown from Auger electron spectroscopy (AES) analyses to remove surface carbon and oxygen²¹. The concomitant formation of a reconstructed surface has been verified using reflection high energy electron diffraction (RHEED) analyses²¹. The silicon layer was then deposited²² by the downstream dissociation of SiH₄ using a remote Ar discharge. The Si deposition was performed at 300°C using low rate conditions: 200 sccm Ar and 5 sccm downstream SiH₄ (2% SiH₄ in He), a process pressure of 64 mTorr, and a 30W rf discharge for a duration of 5 min to deposit a layer about 25 Å thick (expected from deposition rate measurements on thicker layers). RHEED results have shown the silicon layer to be single-crystalline³. The SiO₂ overlayer was then deposited with a remote plasma process²³ at 300°C and a process pressure of 80 mTorr using a remote oxygen plasma (200 sccm, 20% O₂ in Ar) and the downstream introduction of SiH₄ (10 sccm, 2% SiH₄ in He). The SiO₂ deposition rate under these conditions was determined from step-height measurements on thick films and capacitance measurements on thin films. This rate is 8 Å/min. Structures without the Si interlayer were also prepared by a similar

in situ and sequential process to serve as a vehicle for comparison against the structures with the silicon interlayer.

Ion scattering spectroscopy (ISS) and x-ray photoelectron spectroscopy (XPS) were performed *ex situ* in a Leybold-Heraeus surface analytical unit by transferring the sample in air to the analytical chamber. For ISS analyses, a low-energy He⁺ ion source (1500 eV) was employed. XPS analyses were performed using an Al-K_α radiation source ($h\nu = 1.486$ keV). The angle of the entrance axis of the hemispherical analyzer in relation to the line perpendicular to the sample surface is 20°.

Depositions were interrupted at various stages and samples retrieved from the RPECVD reactor for *ex situ* analysis in the surface analytical unit.

Electrical evaluation of this gate dielectric technology was performed in separate experiments with MIS capacitors and *p*-channel inversion-mode MISFETs. Al was employed as the gate electrode material. The capacitor area was 5×10^{-4} cm². The MISFETs were fabricated with boron-implanted source-drain regions, and employed a gate of length 2 μm and width 50 μm. A post-metallization anneal (400°C/30 min in N₂) was performed in both the capacitor and the FET fabrication sequences. No other processing at temperatures greater than 300°C is required following gate deposition.

III. RESULTS and DISCUSSIONS

A. Surface Analysis

(i) Ge Surface Coverage

One of the important roles expected of the Si is the preclusion of the oxidation of the underlying Ge surface. This requires complete coverage of the semiconductor surface by the Si overlayer. Figure 2 shows the ISS scan from a Ge sample with the ultrathin silicon layer deposited by the remote plasma technique following *in situ* cleaning of the Ge surface. The scan shows peaks attributable to Si and O with no detectable Ge, attesting to the complete coverage of the Ge surface by the silicon overlayer. Note that the Ge is revealed only after the Si layer was sputtered through with an Ar⁺ ion beam. The oxygen is believed to have arisen due to the oxidation of the silicon during transfer of the sample in room air to the surface analytical unit.

(ii) Subcutaneous Oxidation And Its Effect On Si Interlayer Thickness

In a previous report¹, XPS analysis of the Ge-2p peak after about 20 Å deposition of Si has shown that the Ge surface remains virtually unoxidized despite the air transfer of the sample from the deposition chamber to the surface analytical unit. It must be mentioned, however, that the oxygen plasma during the subsequent RPECVD gate oxide deposition provides a harsh oxidizing environment that may potentially reduce the efficacy of the ultrathin Si layer to serve as a barrier to the oxidation of the underlying

semiconductor. In comparison with the room air environment, the oxygen discharge provides excited atomic, molecular, and ionic oxygen species which are highly reactive, and for the case of charged species, may demonstrate field-related diffusion effects that may potentially result in subcutaneous oxidation and therefore an appreciable consumption of the silicon interlayer. Note also that the pseudomorphic Si is in a strained state that can alter its oxidation rate compared to bulk silicon.

Figures 3(A) and (B) show high-resolution XPS spectra in the Si-2p and the Ge-3d energy windows from the sample after various stages of processing: (a) from a clean, bare Ge surface, (b) after a 5 min Si deposition for a layer of about 25 Å thickness (from deposition rate measurements) on a clean Ge surface, (c) after a 1.5 min oxide deposition on the Si layer under conditions discussed above to yield a layer about 12 Å thick (from deposition rate measurements), (d) after a second 1.5 min oxide deposition for an additional 12 Å oxide film, (e) after a third 1.5 min oxide deposition, and (f) after a fourth 15 min oxide deposition for an additional 120 Å oxide. Notice the attenuation of the Ge-3d (substrate) and the Si-2p (Si) peaks due to the increasing overlayer thicknesses. Note also the simultaneous increase in the Si-2p (SiO₂) signal.

The functional relationship between the attenuation of the peak intensity and the overlayer thickness is given by²⁴

$$I_f = I_0 \exp\left(\frac{-t}{\lambda_n^m \cos \theta}\right) \quad \text{---Equation (1)}$$

where I_o is the initial peak intensity, I_f is the final peak intensity, t is the thickness of the overlayer deposited, θ is the angle between the entrance axis of the hemispherical analyzer and a line perpendicular to the sample surface (20°), and λ_n^m is the inelastic mean free path or the escape depth of the photoelectrons from source material n in the overlayer of material m .

For quantitative analysis, the area of the peak was chosen as a measure of the photoelectron intensity. Spectral deconvolution was performed to extract the Ge-3d, Si-2p⁰⁺ (elemental Si) and the Si-2p⁴⁺ (SiO₂) peak intensities. Individual line shapes were simulated with a symmetric voigt shape (i.e. a Lorentzian convoluted with a Gaussian) using a least-squares fitting procedure. Background subtraction was performed using a non-linear function (Shirley function²⁵) proportional to the integral of the elastically scattered particles. The Si-2p⁰⁺ (Si) peak was simulated²⁶ with a doublet constituted of the two spin-orbit components 2p_{1/2} and 2p_{3/2}. The line shapes of these two peaklets (full-width-at-half-maximum, FWHM = 1.08 and 1.04 eV, respectively) were obtained by a fit of the Si-2p⁰⁺ line from a clean Si substrate while forcing a doublet separation of 0.6 eV and an intensity ratio, ($I_{2p}^{1/2}/I_{2p}^{3/2}$) of 0.5^{27,28}. It must be noted that the peak shape of each intermediate oxidation state (Si¹⁺, Si²⁺, and Si³⁺ -- viz. Si bonded to one, two, and three oxygen atoms respectively) is also a doublet of the two spin-orbit components. For this analysis, however, these are assumed to be lumped into a single symmetric line shape representing each oxidation state. The assigned peak position for the Si-2p¹⁺ state was displaced from the Si-2p_{3/2}⁰⁺ (Si) component by 1.0 eV as reported in literature^{27,28}. The other two intermediate oxidation states (Si-2p²⁺, and Si-2p³⁺) were assigned positions at 100.05 and 100.8 eV. These are in close agreement with Hollinger and

Himpsel's observations^{27,28}. A FWHM value of 1.0 eV was arbitrarily assigned to each intermediate oxidation state. The Si-2p⁴⁺ (SiO₂) line shape (FWHM = 1.89 eV) was obtained from a thick oxide film. The peak shape of the Ge-3d line was obtained from a clean Ge substrate (FWHM = 1.5 eV). Note that the spin-orbit splitting of the Ge-3d⁰⁺ peak was not accounted for since freedom from Ge oxidation required no further analysis of Ge oxidation states. For the quantitative analysis, the Si-2p⁰⁺ line intensity was obtained from the sum of the line intensities of the individual spin-orbit components. The normalized line intensities for the respective peaks are shown in Table 1.

Table 1: XPS analysis of the Ge-3d and Si-2p signal intensities at various stages of processing

PROCESS STEP	NORMA-LIZED Ge-3d INTENSITY	NORMA-LIZED Si-2p (Si) INTENSITY	CONSUMED Si (Å)	SUBCUTANEOUS SiO ₂ (Å)	DEPOSITED SiO ₂ (Å)	TOTAL SiO ₂ (Å)	TOTAL Si (Remaining) (Å)
Clean Ge	1.000	---	---	---	---	---	---
Si Deposition	0.273	1.000	---	---	---	---	28.0
First SiO ₂	0.234	0.636	4.22	9.6	2.2	11.8	23.8
Second SiO ₂	0.171	0.455	Nil	Nil	10.7	22.5	23.8
Third SiO ₂	0.122	0.316	Nil	Nil	11.5	34.0	23.8
Fourth SiO ₂	< <	< <	Nil	Nil	~120.0	154.0	23.8

A note on the above deconvolution procedures is appropriate at this point. The intermediate oxidation states are not resolved in the data. However, these features have been resolved and documented by other investigators^{27,28}. The Si-2p⁰⁺ spin orbit doublet splitting and intensity ratio is also well established^{24,28}. Additional factors such as hydrogen-related peak shifts²⁹ have been ignored. This information has been used in deconvolving the spectra so that *qualitative* trends in the distribution of oxidation states with thickness could be observed and compared with results from thermal SiO₂/Si interfaces. Clearly, uncertainties inherent in the approach will preclude the exact quantification of these (Si¹⁺, Si²⁺, and Si³⁺) features.

The inelastic mean free paths of the Si-2p photoelectrons in Si (λ_{si2p}^{si}) and SiO₂ (λ_{si2p}^{ox}) are taken to be 22 Å and 34 Å respectively^{30,31}. Similar values for the Ge-3d photoelectrons, λ_{ge3d}^{si} and λ_{ge3d}^{ox} , are taken as 23 Å and 36 Å respectively. Note that considerable disagreement over these values exists in literature³²⁻³⁵. After the first Si deposition [spectra (b), Figure 3], the attenuation of the Ge-3d peak is entirely from the Si overlayer due to the negligible formation of a native oxide during the air transfer as is evident from the spectra. From the Ge-3d peak intensity before and after the Si deposition, therefore, we obtain the Si layer thickness to be 28 Å which agrees very well with the thickness expected from the Si deposition rate (25 Å).

Following the first oxide deposition, we observe distinct Si-2p peaks from both the SiO₂ overlayer (Si⁴⁺ oxidation state, binding energy, BE ~ 103 eV) and the elemental silicon (Si⁰⁺ oxidation state, BE ~ 99 eV) interlayer [spectra (c), Figure 3]. This of course establishes that the elemental silicon

interlayer is still present after the first oxide deposition. As can be expected, we also observe the attenuation of *both* the Ge-3d and the Si-2p⁰⁺ (elemental Si) peaks. A simple application of equation 1 on the Ge-3d peak intensities yields an oxide overlayer thickness of 5.2 Å. *If there were no subcutaneous oxidation*, this value would then represent the thickness of the deposited oxide. A similar application of the above relationship on the Si-2p⁰⁺ (Si) peak intensities, however, yields the oxide overlayer thickness to be 14.4 Å. The disparity in these numbers and especially the high number derived from the Si-2p⁰⁺ (Si) analysis suggests a disproportionate decrease in the Si-2p⁰⁺ intensity after the first oxide deposition. This can be explained as due to the partial consumption of the Si interlayer from subcutaneous oxidation during the oxide overlayer deposition.

An analysis of the peak intensities to account for subcutaneous oxidation and the amount of Si consumed is done in the following manner. Figure 4 summarizes the phenomenon believed to occur during the first oxide deposition. It is commonly held that direct oxidation of the silicon surface results in forming an oxide layer which is nominally 2.27 times the thickness of the consumed silicon^{36,37}. Thus, if x is the thickness of the silicon layer (initially 28 Å) consumed, then the thickness of the remaining silicon layer is $(28 - x)$ and that of the oxide is $(t_{dl} + 2.27x)$ where t_{dl} is the thickness of the SiO₂ deposited. The Ge-3d intensity is attenuated both due to the silicon and the oxide overlayers. The attenuation of the Ge-3d peak intensity can therefore be written as

$$I_{\text{Ge},1} = I_{\text{Ge},0} \exp \left[\frac{-(t_{dl} + 2.27x)}{\lambda_{\text{Ge}3d}^{\text{ox}} \cos \theta} + \frac{-(28 - x)}{\lambda_{\text{Ge}3d}^{\text{si}} \cos \theta} \right] \quad \text{— Equation (2)}$$

The Si-2p⁰⁺ (Si) peak intensity, however, is reduced due to two factors: (i) the overlayer oxide thickness, and (ii) a *decrease* in the Si thickness due to its partial consumption. Note that the thickness of the Si is on the order of the escape depth of the photoelectrons. Any changes in the thickness will affect the excited volume and therefore the source intensity, unlike the case for the Ge-3d peak. In order to apply equation 1 to the Si-2p⁰⁺ intensity, we must estimate the source intensity by accounting for Si consumption due to subcutaneous oxidation.

The line intensity, I_f^y , from a film of material f with an effective thickness y can be expressed in terms of the intensity I_f^∞ from the pure bulk material. This relationship, derived using equation 1, is expressed in the following way:

$$I_f^y = I_f^\infty \left[1 - \exp\left(\frac{-y}{\lambda_f^f \cos \theta}\right) \right] \quad \text{--- Equation (3)}$$

Thus, the source intensity from the remaining silicon after the first oxide deposition step, $I_{si}^{(28-x)}$, can be expressed in terms of the intensity $I_{si,0} = I_{si}^{28}$ of the initial 28 Å Si layer which is known. Note that this is now attenuated by the oxide overlayer. The resulting intensity of the Si-2p⁰⁺ (Si) peak after the first oxide deposition, therefore, can be written as

$$I_{si,1} = I_{si,0} \frac{\left[1 - \exp\left(\frac{-(28-x)}{\lambda_{si2p}^{si} \cos \theta}\right) \right]}{\left[1 - \exp\left(\frac{-28}{\lambda_{si2p}^{si} \cos \theta}\right) \right]} \exp\left[\frac{-(t_{d1} + 2.27x)}{\lambda_{si2p}^{ox} \cos \theta}\right] \quad \text{--- Equation (4)}$$

Equations 2 and 4 can then be solved simultaneously to yield the amount of Si consumed $x = 4.2 \text{ \AA}$, the thickness of deposited oxide $t_{d1} = 2.2 \text{ \AA}$, the total thickness of the oxide over silicon $t_{d1} + 2.27x = 11.8 \text{ \AA}$, and the amount of Si remaining unconsumed $= 23.8 \text{ \AA}$, after the first oxide deposition. These results are shown in Table 1.

While we have established the occurrence and extent of subcutaneous oxidation and consequent consumption of Si during the first 10 \AA deposition of the SiO_2 film, a question arises: is the subcutaneous oxidation a *continuous* phenomenon as the SiO_2 deposition proceeds? An answer was obtained by analysis of the Ge-3d and the Si-2p⁰⁺ (Si) intensities after yet another 10 \AA oxide deposition. Figure 3 [spectra (d)] shows the XPS spectra after the second 1.5 min oxide deposition. Notice again that we observe distinct Si-2p peaks from the Si and the SiO_2 attesting that the elemental Si survives through the deposition of a total oxide of about 20 \AA . If we assume that there was no further subcutaneous oxidation after the first oxide deposition, the attenuation of the Ge-3d peak is then due to the Si interlayer (now 23.8 \AA) and the composite oxide $(11.8 + t_{d2})$ where t_{d2} is the thickness of the oxide deposited during the second step. On the other hand, the attenuation of the Si-2p⁰⁺ (Si) peak (source intensity from remaining silicon $= I_{si}^{23.8}$) is due to the $(11.8 + t_{d2})$ oxide. The respective relationships for the Ge-3d and the Si-2p⁰⁺ intensities can then be written as:

$$I_{\text{ge},2} = I_{\text{ge},0} \exp \left[\frac{-(11.8 + t_{d2})}{\lambda_{\text{ge}3d}^{\text{ox}} \cos \theta} + \frac{-23.8}{\lambda_{\text{ge}3d}^{\text{si}} \cos \theta} \right] = I_{\text{ge},1} \exp \left[\frac{-t_{d2}}{\lambda_{\text{ge}3d}^{\text{ox}} \cos \theta} \right]$$

— Equation (5)

$$I_{\text{Si},2} = I_{\text{Si}}^{23.8} \exp \left[\frac{-(11.8 + t_{d2})}{\lambda_{\text{Si}2p}^{\text{ox}} \cos \theta} \right] = I_{\text{Si},1} \exp \left[\frac{-t_{d2}}{\lambda_{\text{Si}2p}^{\text{ox}} \cos \theta} \right] \quad \text{---Equation (6)}$$

The thickness of the second deposited oxide, t_{d2} , is thus obtained to be 10.65 Å from equation (5) or 10.75 Å from equation (6).

The analyses of the Ge-3d and the Si-2p⁰⁺ (Si) intensities after the second oxide deposition thus yield comparable numbers for the second deposited oxide thickness to within 5%. The assumption that *there is no further subcutaneous oxidation* during the second oxide deposition sequence is therefore valid within the sensitivity of this data.

A similar analysis of the Ge-3d and the Si-2p⁰⁺ (Si) intensities after the *third* oxide deposition [spectra (e), Figure 3] again yields comparable numbers (11.4 and 11.6 Å respectively) for the third deposited oxide thickness, confirming that that there is no further subcutaneous oxidation. These and the preceding results are summarized in Table 1.

Note that the preceding analysis has been based on the Ge-3d and the Si-2p⁰⁺ (Si) peaks. Notice that the Si-2p⁴⁺ (SiO₂) feature increases in intensity as the oxide deposition proceeds until it virtually saturates when a thick oxide (150 Å) is formed. The numerical values derived for the oxide thicknesses in the earlier analysis can be checked for consistency with numbers derived from the Si-2p⁴⁺ (SiO₂) intensities (using equation 3). In fact, excellent agreement is observed in all cases except the first oxide deposition step where a higher value (~17 Å) is predicted from the initial Si-2p⁴⁺ intensity. Several different factors were considered in an attempt to

explain this discrepancy. One possibility is that the interfacial Si^{4+} oxide, formed largely by the consumption of Si, is denser than a conventional SiO_2 and therefore a higher number density of Si atoms could yield a higher $\text{Si-}2p^{4+}$ intensity. A second factor is that the interfacial oxide can have an inelastic mean free path less than that found in bulk oxides. This can arise both as a result of a higher Si^{4+} density and due to a strained region arising out of a lattice mismatch as pointed out by Vasquez and Grunthaner³⁸ in studies of thermal oxides. A third factor can be clustering/islanding of the oxide during the first stages of growth, in which case the $\text{Si-}2p^{4+}$ (oxide) intensity is more or less unaffected while the $\text{Si-}2p^{0+}$ (Si) and the Ge-3d photoelectrons suffer *less* attenuation thus predicting a lower overlayer thickness. A fourth plausible explanation is suggested in the following manner. The earlier analysis of the Ge-3d and the $\text{Si-}2p^{0+}$ (Si) intensities assumes a homogeneous mixture of all the oxidation states in the first oxide. It is more likely, however, that the first oxide is of a *non-homogeneous composition*, viz. a homogeneous Si^{4+} (SiO_2) film formed over a layer composed of the intermediate oxidation states. This rearrangement will not influence the attenuation of the $\text{Si-}2p^{0+}$ (Si) and the Ge-3d signatures. However, the $\text{Si-}2p^{4+}$ signature will now appear more intense. A fifth factor that comes to mind is the possibility of a different conversion factor (other than 2.27) for the oxide thickness due to the consumed silicon. The first of the factors discussed above can be evaluated only with an understanding of the relative densities of the plasma oxide and a conventional oxide *near the interface* and is not attempted in this work. The last factor, viz. a different conversion factor for the oxide thickness due to the consumed Si, simply changes the relative thicknesses of the plasma oxide and the deposited oxide but does not alter the *total* thickness of the first oxide³⁷. The other three

factors were simulated with simple models that were superimposed on the earlier equations. It was observed that all of the effects were in the right direction. The second issue, viz. lower escape depth, had a stronger influence relative to the other two; yet, none of these could individually explain the observed inconsistency. More detailed analysis of the data however depends on interfacial parameters not known at the present time. A comprehensive model may offer a consistent solution with numbers that are slightly different from the ones derived earlier, but will not alter the general conclusions of this work.

We have established thus far that we detect no further subcutaneous oxidation/consumption of the silicon following the formation of the initial few layers of the oxide. It is however important to establish the extent of this phenomenon when SiO_2 layers on the order of 150 Å are deposited, as employed in nominal device structures¹⁻¹¹. Further XPS analysis, however, is severely impeded by the fact that the escape depth of the photoelectrons in the respective materials allows analysis of only thin overlayers that are no more than about three times its value in thickness. One approach to circumvent this problem is to analyze the sample after selective wet-chemical etching of the oxide. After the deposition of an additional ~120 Å SiO_2 (total 150 Å, as in a nominal device¹), the oxide was removed by etching in buffered HF solution followed by a deionized water rinse/air transfer. Figure 5 shows the XPS spectra in the Si-2p and the Ge-3d windows from the sample surface after the oxide removal step. The distinct appearance of the Si-2p⁰⁺ (Si) peak clearly establishes the presence of elemental Si at the surface. The slight shoulder on the peak was verified from glancing angle analysis to be that from a surface oxide that was presumably left behind due to incomplete

etching of the oxide and/or reoxidation of the silicon interlayer surface during the subsequent deionized water rinse and air transfer to the surface analytical unit. Notice that the smaller Si-2p peak [Fig. 5A(a) versus Fig. 5A(b)] and the larger Ge-3d peak [Fig. 5B(a) versus Fig. 5B(b)] is a consequence of silicon consumption. The Ge-3d intensities suggest that there is at least an 18 Å thick layer of elemental Si at the interface. This number is clearly not in agreement with 23.8 Å derived from the consecutive 10 Å deposition sequences. This disagreement cannot be merely attributed to subcutaneous oxidation during the final 120 Å oxide deposition due to (i) uncertainties in the selectivity of the etching process and its dependence on strain in the pseudomorphic layer, and (ii) reoxidation effects from ambient exposure as can be seen in Fig. 5B(a).

In summary, we observe that the Si interlayer is largely preserved through the deposition of the entire ~150 Å SiO₂ deposition. During the first oxide deposition, the phenomenon of subcutaneous oxidation consumes a little over 4 Å of the starting 28 Å of the Si interlayer during the first stages of growth. The oxide formed (11.8 Å) is constituted predominantly of the subcutaneous oxide (9.6 Å) along with a small component due to the deposited oxide (2.2 Å). The second and the third deposition sequences, performed under the same conditions as the first deposition sequence, result in oxide thicknesses of 10.7 Å and 11.5 Å respectively. No oxidation/consumption of the Si is observed in these subsequent stages of film formation, and the oxide formed is entirely a result of the deposition process. These observations thus lead us to believe that *the subcutaneous oxidation or consumption of the Si is mostly a result of the plasma oxidation of the silicon during the initial stages of the RPECVD SiO₂ deposition.*

Furthermore, the phenomenon is greatly limited (if not terminated) after the formation of the first few layers of SiO_2 ; the oxide thus presumably serving as a barrier to the diffusion of oxygen species which can be expected to be negligible at the operating temperatures (300°C) and oxygen partial pressures (15 mTorr) of the RPECVD deposition. We note that the oxide thickness deposited on the Si interlayer is consistently less than that deposited on subsequent oxide surfaces under the same conditions. Another significant observation is that the silicon is seen in its elemental form at the Ge surface following the formation of an oxide of total 150 Å over the Si interlayer and its subsequent selective removal by etching in HF.

(iii) Preclusion of Oxidation of Ge Surface

It is important to recognize that the Si interlayer plays a crucial role in preserving the clean Ge surface by precluding the formation of the detrimental Ge-oxides. The Ge-3d spectra in Fig. 3 at various process steps show the conspicuous absence of Ge-oxides (BE ~ 29-32 eV) through all processing. This is in contrast to the case where SiO_2 is directly deposited on Ge which reveals [Fig. 6(a)] a shoulder on the Ge-3d peak that is indicative of the presence of various oxidation states³⁹ (Ge^{1+} , Ge^{2+} , Ge^{3+} , and Ge^{4+}) at the SiO_2/Ge interface. Figure 6(b) shows the Ge-3d spectrum after the ~150 Å composite SiO_2 is etched off from the sample. The absence of any Ge-oxide features (while SiO_x features are present, as seen in Fig. 5) suggests that the Ge surface *still remains* protected from any oxidation. The ultrathin Si interlayer thus provides complete coverage and protects the Ge surface from native oxidation even in an aqueous ambient (deionized water rinse), which presents a more severe oxidation environment than air transfer, attesting to

its excellent coverage of the Ge surface. The formation of such a structure by *in situ* processing in a single RPECVD chamber integrating several different process steps through which the Si interlayer is largely preserved is a significant advantage of the remote-plasma enhanced CVD process.

In the context of the present findings, it must be reiterated that other groups^{7,18} have observed little or no silicon remaining at the interface (from spectroscopic ellipsometric measurements) when similar concepts were employed in the formation of MIS structures on GaAs.

(iv) SiO₂/Si Interface Formation

Aside from gaining insight into the subcutaneous oxidation process and establishing the existence of the Si interlayer and its protection of the Ge surface from oxidation, several additional inferences can be made that have significant fundamental implications in the formation of the SiO₂-Si interface during RPECVD (and qualitatively for other plasma assisted processes) deposition of the gate oxide (for the conditions stated): (a) the true SiO₂-Si interface is actually between the semiconductor Si and the *plasma oxidized Si* rather than the deposited SiO₂, (b) that the SiO₂-Si interface is actually a *buried* interface about 4 Å beneath the starting Si surface, (c) surprisingly, the oxide thickness deposited on the Si interlayer is significantly less than the oxide thickness deposited on subsequent oxide surfaces (e.g. 2.2 Å versus 10.7 Å and 11.5 Å) for identical deposition parameters targeting a nominal thickness of about 12 Å. This phenomenon is not understood at the present time, and further studies are underway to arrive at an explanation, (d) while the first interfacial oxide is largely

composed of the Si^{4+} state, the plasma oxidation is nevertheless accompanied by the formation of intermediate oxidation states as is evident by the distinct increase in the relative intensity (with respect to Si^{0+}) of the Si^{1+} and the Si^{2+} components [see Figure 3(c)], (e) it is interesting to note that the Si^{1+} and the Si^{2+} components show maximum relative intensities after the first [Fig. 3(c)] and second oxide [Fig. 3(d)] deposition sequences respectively. This therefore suggests somewhat of a *layering* of these intermediate oxidation states with the Si^{1+} component being closest to the SiO_2/Si interface, (f) additionally, a higher proportion of the Si^{1+} and the Si^{2+} components relative to Si^{3+} state is observed in the first oxide. This contrasts with the observation of more or less uniform proportions of each of these states in a thermal oxide of comparable thickness²⁷, and (g) furthermore, it was shown³¹ that during thermal oxidation the $\text{Si-}2p^{4+}$ (SiO_2) peak displacement from $\text{Si-}2p^{0+}$ (Si), δ , increases from 3.9 eV at the interface to about 4.4 eV at a distance of 60 Å into the bulk. Such an observation has been explained as due to a "near-interface" stoichiometric SiO_2 region that is strained and structurally distinct^{30,40,41} from the bulk SiO_2 . This has been argued^{31,40} on the basis of a strain-induced charge transfer (SICT) model in which changes in the Si-O-Si bridging bond angle cause variation in the Si-to-O charge transfer and rehybridization effects³¹. We find from Figure 7(a) a similar transition region where δ increases from 4.05 eV at the interface (first oxide) to 4.5 eV at about 45 Å in the bulk. The range of this effect, viz. 35+ Å, is thus *significantly greater* than the thickness of the oxide component resulting from direct oxidation of the silicon, extending well into the deposited oxide. Given the low thermal budget processing (300 °C/25 min), this result was unexpected. Figure 7(b) shows the binding energy difference between the O-1s and the $\text{Si-}2p^{0+}$ (Si) signals. Note that the O-1s and $\text{Si-}2p^{4+}$ levels shift in the same

direction towards higher binding energies by slightly differing amounts and is consistent with data reported in literature^{30,31}.

B. Electrical Characterization

We must recognize that aside from precluding the formation of the detrimental Ge-oxides at the interface, the silicon interlayer forms a device quality electrical interface¹ with the underlying Ge. An example is shown in Figure 8 in the form of excellent capacitance-voltage (C-V) characteristics derived from a capacitor formed with such a composite dielectric on *n*-Ge. The mid-gap interface state density is obtained to be $5 \times 10^{10} \text{ cm}^{-2} \text{ eV}^{-1}$.

Characteristics of Ge MISFETS fabricated with the composite SiO₂-Si dielectric are shown in Figure 9. The figure shows the drain-current (I_d) versus drain-voltage (V_d) characteristics derived for different gate bias (V_g) values. The maximum room temperature *p*-channel transconductance (g_m) obtained from these characteristics is 52 mS mm^{-1} at a gate length of $2 \text{ }\mu\text{m}$. The peak effective channel hole mobility (μ_{eff}) determined from the measurement of the drain conductance at low drain voltages (-0.05 V) is $430 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$. Negligible fixed-charge induced threshold shift is observed. In addition to lending the benefits of a low interface trap density, the pseudomorphic Si can be engineered to provide confinement of the conductive channel in a Si_{*x*}Ge_{1-*x*} or Ge-based FET heterostructures. This exploits the advantages of the higher carrier mobilities in Ge or SiGe alloys, particularly hole mobilities. It is seen from the C-V analysis of the SiO₂-Si-Ge structure

that the accumulation capacitance is greater than the quasi-static capacitance for n -Ge (Figure 8), and vice versa for p -Ge¹. Such an observation is explained on the basis of a hole barrier due to the valence band offset at the n Si- n Ge interface, in which case the Si would behave more like an insulator when the n -Ge is in inversion. In an enhancement-mode p -channel FET, thus, the hole transport can be confined in the Ge when the n -Ge is in inversion.

It must be remembered, however, that the Si interlayer thickness must be kept as small as possible and within the critical thickness limit for single-crystallinity. Dislocations at the interface will not only increase the interface state density but will also result in enhanced scattering of carriers leading to reduced channel mobilities. A strain-field in the epitaxial (pseudomorphic) layer is essential since it is conducive to increasing the effective barrier height for confinement of carriers and in lifting the heavy-hole/light-hole degeneracy. Additionally, a non-abrupt interface and higher Si interlayer thickness may cause the parasitic Si channel to dominate the channel transconductance during turn-on of the device as is observed by several groups^{12,14}. Complete coverage at lower thicknesses can be a technology dependent issue. The remote-plasma deposited ultrathin (~ 20 Å), epitaxial Si layers have shown complete coverage and the capability to preclude oxidation of the underlying Ge during the subsequent deposition of the SiO₂ dielectric.

IV. CONCLUSIONS

We have examined the role of the ultrathin Si interlayer in the SiO₂-Si-Ge heterostructure. Ion scattering spectroscopy (ISS) has shown that the silicon layer offers complete coverage of the Ge surface prior to the deposition of the oxide dielectric. X-ray photoelectron spectroscopy (XPS) shows that the Si interlayer is largely preserved even after the deposition of 150 Å SiO₂. It is also observed that the Ge surface remains unoxidized. The Si interlayer forms excellent electrical interfaces with both SiO₂ and Ge, as attested by the observation of greatly reduced interface state densities ($5 \times 10^{10} \text{ cm}^{-2} \text{ eV}^{-1}$). It can be engineered to confine channel transport in the Ge. A maximum room-temperature transconductance of 52 mS mm⁻¹ and a peak effective channel mobility of 430 cm² V⁻¹ s⁻¹ has been obtained in an inversion-mode *p*-channel Ge MISFET (2 μm gate length) fabricated with the composite SiO₂-Si dielectric. XPS analyses at various stages of the SiO₂ deposition sequence have shown that (a) about 4 Å of the (28 Å starting) Si layer are consumed due to subcutaneous oxidation, (b) it seems that the Si consumption is a result of plasma oxidation of the Si layer from exposure to the oxygen plasma at the initiation of the discharge, and not by a gradual oxidation during the film deposition process. Subcutaneous oxidation is prevented thereafter by the formation of the initial few layers of the oxide which presumably act as a barrier to the diffusion of oxygen species, (c) the Si layer precludes the oxidation of the underlying Ge *through* the entire deposition of the 150 Å SiO₂ dielectric, (d) the SiO₂-Si interface is *buried* about 4 Å beneath the starting Si surface, (e) the true SiO₂-Si interface is formed between the semiconductor and the plasma-oxidized Si rather than the deposited SiO₂, (f) this plasma-oxidized Si is composed largely of stoichiometric oxide (Si⁴⁺

oxidation state, SiO_2) whose formation is accompanied by formation of lower oxidation states (Si^{x+} ; $x = 1, 2$, and 3) near the interface, (g) we have repeatedly found that the oxide thickness (first layer) deposited on the Si interlayer is significantly less than that deposited on the subsequent oxide surfaces (e.g. 2.2 \AA versus 10.7 \AA) under the same deposition conditions, and (h) the ($\text{Si-}2p^{4+} - \text{Si-}2p^{0+}$) binding energy shift gradually increases from 4.05 eV at near-interface to about 4.5 eV in the bulk much like that observed at a thermal oxide-Si interface; the transition region ($35+ \text{ \AA}$) extending well beyond the thickness of the plasma-oxide (formed from the Si consumption) into the deposited oxide. The last five observations highlight important characteristics of SiO_2 -Si interface formation with a plasma deposited SiO_2 dielectric film. All processing is performed at low temperature (300°C) using remote plasma-enhanced chemical vapor deposition (RPECVD). Sequential and *in situ* remote plasma processing is believed to be crucial in preserving the Si interlayer and the abrupt interfaces. This work demonstrates that high quality electrical interfaces (SiO_2/Si) can be formed with minimal consumption of Si. This can be important in the fabrication of Si-based heterostructure devices such as the heterojunction bipolar transistor⁴², (emitter/base junction passivation) or the modulation-doped FET⁴³ (gating of strain-engineered structures).

ACKNOWLEDGEMENTS

This work was supported by the Strategic Defense Initiative, Innovative Science and Technology Office through the Office of Naval Research (contract no. N-00014-86-C-0838), also through the Office of Naval Research (contract no. N-00014-88-C-0433). The assistance of G. Hamlett, D. Kelley, and C. Jones, and discussions with R.G. Alley during the course of this study are gratefully acknowledged.

REFERENCES

1. S.V. Hattangady, G.G. Fountain, R.A. Rudder, M.J. Mantini, D.J. Vitkavage, and R.J. Markunas, *Appl. Phys. Lett.* **57**(6), 581 (1990).
2. R.J. Markunas, G.G. Fountain, R.A. Rudder, D.J. Vitkavage, and G. Lucovsky, *Development Of A Ge / GaAs HMT Technology Based On Plasma Enhanced Chemical Vapor Deposition*, Second Quarterly Technical Report, Program No. N-00014-86-C-0838 (Office of Naval Research, Washington, 1987).
3. D.J. Vitkavage, G.G. Fountain, R.A. Rudder, S.V. Hattangady, and R.J. Markunas, *Appl. Phys. Lett.* **53**, 692 (1988).
4. G.G. Fountain, R.A. Rudder, S.V. Hattangady, D.J. Vitkavage, R.J. Markunas and J.B. Posthill, *Elec. Lett.* **24**, 1010 (1988).
5. G.G. Fountain, R.A. Rudder, S.V. Hattangady, R.J. Markunas, and J.A. Hutchby, *IEDM Tech. Dig.* 887 (1989).
6. S.V. Hattangady, G.G. Fountain, D.J. Vitkavage, R.A. Rudder, and R.J. Markunas, *J. Electrochem. Soc.* **136**, 2070 (1989).
7. J.L. Freeouf, D.A. Buchanan, S.L. Wright, T.N. Jackson, J.A. Batey, B. Robinson, A. Callegari, A. Paccagnella, and J.M. Woodall, *J. Vac. Sci. Technol. B* **8**(4), 860 (1990).
8. S. Tiwari, S.L. Wright, and J. Batey, *IEEE Elec. Dev. Lett.* **9**, 488 (1988).
9. H. Hasegawa, M. Akazawa, H. Ishii, A. Uraie, H. Iwadate, and E. Ohue, *J. Vac. Sci. Technol. B* **8**(4), 867 (1990).

10. H. Hasegawa, M. Akazawa, H. Ishii, and K. Matsuzaki, *J. Vac. Sci. Technol. B* **7**(4), 870 (1989).
11. M. Shokrani and V.J. Kapoor, *J. Electrochem. Soc.* **138**(6), 1788 (1991).
12. P.M. Garone, V. Venkataraman, and J.C. Sturm, *IEDM Tech. Dig.* 383 (1990).
13. D. K. Nayak, J.C.S. Woo, J.S. Park, K.L. Wang, and K.P. MacWilliams, *IEEE Electron. Dev. Lett.* **12**(4), 154 (1991).
14. S.S. Iyer, P.M. Solomon, V.P. Kesan, A.A. Bright, J.L. Freeouf, T.N. Nguyen, and A.C. Warren, *IEEE Electron. Dev. Lett.* **12**(5), 246 (1991).
15. K. Ismail, B.S. Meyerson, and P.J. Wang, *Appl. Phys. Lett.* **58**(19), 2117 (1991).
16. G.G. Fountain, S.V. Hattangady, R.A. Rudder, R.J. Markunas, G. Lucovsky, S.S. Kim, and D.V. Tsu, *J. Vac. Sci. Technol. A* **7**, 576 (1989).
17. G. Lucovsky, S.S. Kim, D.V. Tsu, G.G. Fountain, and R.J. Markunas, *J. Vac. Sci. Technol. B* **7**(4), 861 (1989).
18. J.L. Freeouf, J.A. Silberman, S.L. Wright, S. Tiwari, and J. Batey, *J. Vac. Sci. Technol. B* **7**(4), 854 (1989).
19. R.A. Rudder, G.G. Fountain, and R.J. Markunas, *J. Appl. Phys.* **60**, 3519 (1986).
20. S.V. Hattangady, R.A. Rudder, M.J. Mantini, G.G. Fountain, J.B. Posthill, and R.J. Markunas, *J. Appl. Phys.* **63**, 4744 (1990).

21. S.V. Hattangady, R.A. Rudder, M.J. Mantini, G.G. Fountain, J.B. Posthill, and R.J. Markunas, *Mat. Res. Soc. Symp. Proc.* **165**, 221 (1990).
22. G.G. Fountain, R.A. Rudder, S.V. Hattangady, J.B. Posthill, and R.J. Markunas, *Mat. Res. Soc. Symp. Proc.* **146**, 139 (1989).
23. G.G. Fountain, R.A. Rudder, S.V. Hattangady, R.J. Markunas, and P.S. Lindorme, *J. Appl. Phys.* **63**(9), 4744 (1988).
24. L.C. Feldman and J.W. Mayer, *Fundamentals of Surface And Thin Film Analysis* (North-Holland, New York, 1986).
25. D.A. Shirley, *Phys. Rev. B* **5**, 4709 (1972); also see chapter on "Data Analysis in X-ray Photoelectron Spectroscopy", in *Practical Surface Analysis by Auger and X-ray Photoelectron Spectroscopy*, eds. D. Briggs and M.P. Seah (John Wiley & Sons, New York, 1983).
26. Since the raw data was not acquired with a monochromatic source, the components ($K_{\alpha 1}$ and $K_{\alpha 2}$) of the Al-K α source were not resolved. The Si- $2p^{0+}$ peak in the raw data is thus actually comprised of *four* peaklets. For this analysis, however, the peak shape was fit with a doublet comprised of a lumped $2p_{1/2}$ and a lumped $2p_{3/2}$ component.
27. G. Hollinger and F.J. Himpsel, *Appl. Phys. Lett.* **44**(1), 93 (1984).
28. G. Hollinger and F.J. Himpsel, *J. Vac. Sci. Technol. A* **1**, 640 (1983).
29. M. Niwano, H. Katakura, Y. Takeda, Y. Takakuwa, N. Miyamoto, A. Hiraiwa, K. Yagi, *J. Vac. Sci. Technol. A* **9**(2), 195 (1991).
30. A. Ishizaka, S. Iwata, and Y. Kamigaki, *Surf. Sci.* **84**, 355 (1979).

31. F.J. Grunthaner and P.J. Grunthaner, Mater. Sci. Rep. **1**, 65 (1986).
32. F. Bechstedt and K. Hubner, Phys. Stat. Sol. A **67**, 57 (1981).
33. M.F. Hochella and A.H. Carim, Surf. Sci. **197**, L260 (1988).
34. R. Flitsch and S.I. Raider, J. Vac. Sci. Technol. **12**, 305 (1975).
35. J.M. Hill, D.G. Royce, C.S. Fadley, L.F. Wagner, and F.J. Grunthaner, Chem. Phys. Letters **44**, 225 (1976).
36. S.K. Ghandhi, *VLSI Fabrication Principles* (Wiley-Interscience, New York, 1983).
37. Note that the 2.27 value for the conversion factor for the oxide thickness due to consumed silicon is unlikely to be correct in the near-interfacial region where a mix of intermediate oxidation states, strain, and variations in ring structure will alter the value. We have allowed the value to vary in our model for quantitative analysis. A change in this value does not alter the amount of Si consumed or the total oxide thickness but slightly alters the relative amounts of the subcutaneous oxide and the deposited oxide. The general conclusions of this work thus remain unaltered.
38. R.P. Vasquez and F.J. Grunthaner, Surf. Sci. **99**, 681 (1980).
39. D. Schmeisser, R. D. Schnell, A. Bogen, F.J. Himpsel, G. Landgren, and J.F. Morar, Surf. Sci. **172**, 455 (1986).
40. F. J. Grunthaner, P.J. Grunthaner, R.P. Vasquez, B.F. Lewis, J. Maserjian, and A. Madhukar, Phys. Rev. Lett. **43**(22), 1683 (1979).

41. M. Sobolewski and C.R. Helms, *J. Vac. Sci. Technol. A* **3**(3), 1300 (1985).
42. A.A. Bright, *J. Vac. Sci. Technol.* **9**(3), 1088 (1991).
43. S. Verdonckt-Vanabroek, E.F. Crabbe, B.S. Meyerson, D.L. Harame, P.J. Restle, J.M.C. Stork, A.C. Megdanis, C.L. Stanis, A.A. Bright, G.M.W. Kroesen, and A.C. Warren, *IEEE Elec. Dev. Lett.* **12**(8), 447 (1991).




Figure 1 Interface engineering with pseudomorphic interlayers. An ultrathin (~20 Å) Si interlayer interposed between the semiconductor and the gate dielectric yields significant improvements to the electrical properties of the interface.




Figure 2 Low energy ISS analysis of the Ge surface (a) following a Si deposition. Note the conspicuous absence of the Ge signature. The oxygen signal is believed to arise from a native oxide formed during the room-air transfer to the surface analytical unit, and (b) a similar spectrum from the same sample after Ar⁺ sputtering that reveals the underlying Ge.




Figure 3 XPS spectra obtained in (A) Si-2*p* and (B) Ge-3*d* windows: (a) from a clean Ge surface, (b) after 5 min silicon deposition on a clean Ge surface, (c) a 1.5 min oxide deposition on the silicon, (d) after a second 1.5 min oxide deposition, (e) after a third 1.5 min oxide deposition, (f) after a fourth 15 min thick oxide deposition. The spectra are drawn to scale (except where reduction is indicated by a multiplication factor). Figures 3A(a) and 3B(f) have been omitted because the Si-2*p* and Ge-3*d* signatures are absent in the respective stages of the process. All layers were deposited at low temperature (300°C) by the remote-plasma technique. Spectral decomposition has been performed on the acquired data which is indicated (smoothed) by the thin lines. Notice that the Ge surface remains protected from oxidation through all processing steps.




Figure 4 Schematic illustrating the phenomena after the deposition of the first oxide layer. The consumption of x Å of Si due to subcutaneous oxidation results in the formation of $2.27x$ Å of SiO₂³⁴. The total oxide over the silicon therefore is $(t_{d1} + 2.27x)$ Å where t_{d1} is the deposited oxide thickness.




Figure 5 XPS analysis in the (A) Si-2*p* and (B) Ge-3*d* regions: (a) after etching the 150 Å composite oxide in a buffered-HF solution followed by a deionized water rinse, that reveals the presence of the Si interlayer, and (b) after the initial silicon (~28 Å) deposition. The spectra in each case are drawn to scale. Notice following the removal of the oxide that while silicon oxides are present the Ge surface still remains precluded from oxidation.




Figure 5 XPS analysis in the (A) Si-2*p* and (B) Ge-3*d* regions: (a) after etching the 150 Å composite oxide in a buffered-HF solution followed by a deionized water rinse, that reveals the presence of the Si interlayer, and (b) after the initial silicon (~28 Å) deposition. The spectra in each case are drawn to scale. Notice following the removal of the oxide that while silicon oxides are present the Ge surface still remains precluded from oxidation.




Figure 6 XPS analysis of the Ge-3d signature from (a) a ($\sim 20 \text{ \AA}$) SiO_2/Ge sample where the RPECVD SiO_2 was deposited directly on the Ge substrate thus showing the presence of the detrimental Ge-oxides at the interface, and (b) the $\text{SiO}_2/\text{Si}/\text{Ge}$ sample *after* removal of the composite 150 \AA SiO_2 overlayer in buffered-HF followed by a deionized water rinse, where the Ge surface remains protected from oxidation by the Si layer.




Figure 7 Binding energy differences as a function of oxide thickness from the interface: (a) between Si-2p (SiO₂) and the Si-2p (Si) signals, and (b) between O-1s and the Si-2p (Si) signals. The Si-2p (Si) position is taken to be that of the composite peak including both spin orbit components.




Figure 7 Binding energy differences as a function of oxide thickness from the interface: (a) between Si-2*p* (SiO₂) and the Si-2*p* (Si) signals, and (b) between O-1*s* and the Si-2*p* (Si) signals. The Si-2*p* (Si) position is taken to be that of the composite peak including both spin orbit components.




Figure 8 Quasi-static and high-frequency (1 MHz) capacitance-voltage characteristics from a MIS structure on *n*-Ge using the composite (150 Å)SiO₂ - (~20 Å)Si dielectric. The mid-gap interface state density is $5 \times 10^{10} \text{ cm}^{-2} \text{ eV}^{-1}$. The dotted high-frequency retrace shows no hysteresis.




Figure 9 Transistor characteristics [drain-current (I_d) *versus* drain-voltage, (V_d) for different gate biases (V_g)] from an inversion-mode p-channel Ge MISFET fabricated using the composite SiO_2 -Si dielectric. The gate length is $2\text{ }\mu\text{m}$ and the gate width is $50\text{ }\mu\text{m}$. The measurements were obtained with a ramp rate of 1.0 V s^{-1} . The channel transconductance is 52 mS mm^{-1} . The peak effective channel hole mobility is $430\text{ cm}^2\text{ V}^{-1}\text{ s}^{-1}$.